

Notice of References Cited

Application/Control No.

09/955,558

Applicant(s)/Patent Under
Reexamination
GREENBERG ET AL.

Examiner

Stephen M. Baker

Art Unit

2133

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-4,015,238	03-1977	Davis, Robert Curtis	714/792
	B	US-5,027,374	06-1991	Rossman, Mark W.	375/341
	C	US-5,295,142	03-1994	Hatakeyama, Izumi	714/794
	D	US-5,349,608	09-1994	Graham et al.	375/341
	E	US-6,189,126	02-2001	Ulmer et al.	714/795
	F	US-6,301,314	10-2001	Murayama, Jun	375/341
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Bree et al., "A Bit-Serial Architecture for a VLSI Viterbi Processor", WESCANEX '88, 1988, pp. 72-77.
	V	Biver et al., "Architectural Design and Realization of a Single-Chip Viterbi Decoder", INTEGRATION, the VLSI Journal 8 (1989), pp. 3-16.
	W	Bree et al., "A Modular Bit-Serial Architecture for Large Constraint-Length Viterbi Decoding", IEEE International Conference on Communications, 1990, pp. 1501-1506.
	X	Choi et al., "Viterbi Detector Architecture for High-Speed Optical Storage", 1997 IEEE TENCON, Vol. 1, Dec. 1997, pp. 89-92.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.